Submission Open for 2024 |
Last Date of Submission : |
20th, March-2024 |
Acceptance Notification : |
After the Peer Review |
Last Date of Publication : |
30th, March-2024 |
Volume13 ISSUE 1 Call for Conference Special Issue Archive (Recent Update ISSUE)
S.NO | TITLE | PAGE NO | DOWNLOAD | |
IJSETR 146 | Implementation of Modified FCM Algorithm in SAR Images Authors:DEEPAK SHEDOLE, M.NARSING YADAV, D.N.RAO |
0800-0806 |
Download | |
IJSETR 147 | A Novel Improved Performance of Hybrid Fuzzy Logic Based STATCOM for Minimization of SSR Authors:P. KRISHNA VENI, MS.YASMEENA S |
0807-0812 |
Download | |
IJSETR 148 | A Novel Characterization of Fuzzy Controlled Grid Interfaced High Power APF for Power Quality Improvement Features Authors:SHAIK HUSSAINMUJAVAR, J.SRINIVASARAO |
0813-0819 |
Download | |
IJSETR 149 | An Improved Performance of Multilevel Converter Fed Distributed Generation Scheme using Unique Control Strategy Authors:P.RADHA KRISHNA, K.KALYANI |
0820-0832 |
Download | |
IJSETR 150 | A Novel Robust Closed Loop Control of High Voltage Gain DC–DC Converter for DG Applications Authors:NETHULA PRASANNA RAJA KUMAR, SENAPATI VARA PRASAD |
0833-0840 |
Download | |
IJSETR 151 | Simulation of Active Voltage Quality Regulator for Power Quality Improvement Authors:PYSK VARMA, B.SANKAR PRASAD |
0841-0848 |
Download | |
IJSETR 152 | Including the Promiscuous Mode in the Design of MAC Controller Based on AXI Bus and Verification with System Verilog Authors:K.SRINIVASULU, B.SANTOSH KUMAR, G.MAHESH |
0849-0855 |
Download | |
IJSETR 153 | Design of Multisized Output Cache Controller using Verilog Authors:K. SRINIVASULU, KANAPARTHI LAKSHMI, K. LAKSHMI PADMAJA |
0856-0859 |
Download | |
IJSETR 154 | Impact of Timing Jitter & IQ Imbalance and Compensation of Timing Jitter in the OFDM System Authors:KURUVA SURESH, U.SREENIVASULU |
0860-0863 |
Download | |
IJSETR 155 | Fidelity Optimization using Novel Genetic Algorithm in Image Water Marking Authors:K.SRINIVASU, I. KRISHNA RAO |
0864-0868 |
Download | |