Data Encryption and Decryption using AES with Key Length of 256 Bits

K. Gayathri\textsuperscript{1}, W. Yasmeen\textsuperscript{2}

\textsuperscript{1}PG Scholar, Dept of ECE, Intellectual Institute of Technology, India, Email: kgayathri.vijji@gmail.com.
\textsuperscript{2}Assistant Professor, Dept of ECE, Intellectual Institute of Technology, India.

Abstract: An implementation of high speed AES algorithm based on FPGA is presented in this paper in order to improve the safety of data in transmission. The mathematic principle, encryption process and logic structure of AES algorithm are introduced. So as to reach the purpose of improving the system computing speed, the pipelining and parallel processing methods were used. The simulation results show that the high-speed AES encryption algorithm implemented correctly. Using the method of AES encryption the data could be protected effectively.

Keywords: QSD, Carry/Borrow Free Addition/ Subtraction.

I. INTRODUCTION

The Data Encryption Standard (DES) was considered as a standard for the symmetric key encryption. DES has a key length of 56 bits. However, this key length is currently considered small and can easily be broken. For this reason, the National Institute of Standards and Technology (NIST) opened a formal call for algorithms in September 1997. A group of fifteen AES candidate algorithms were announced in August 1998. Next, all algorithms were subject to assessment process performed by various groups of cryptographic researchers all over the world. In August 2000, NIST selected five algorithms: Mars, RC6, Rijndael, Serpent and Two fish as the final competitors. These algorithms were subject to further analysis prior to the selection of the best algorithm for the AES. Finally, on October 2, 2000, NIST announced that the Rijndael algorithm was the winner. Rijndael can be specified with key and block sizes in any multiple of 32 bits, with a minimum of 128 bits and a maximum of 256 bits. Therefore, the problem of breaking the key becomes more difficult. In cryptography, the AES is also known as Rijndael. AES has a fixed block size of 128 bits and a key size of 128, 192 or 256 bits.

The AES algorithm can be efficiently implemented by hardware and software. Software implementations cost the smallest resources, but they offer a limited physical security and the slowest process. Besides, growing requirements for high speed, high volume secure communications combined with physical security, hardware implementation of cryptography takes place. An FPGA implementation is an intermediate solution between general purpose processors (GPPs) and application specific integrated circuits (ASICs). It has advantages over both GPPs and ASICs. It provides a faster hardware solution than a GPP. Also, it has a wider applicability than ASICs since its configuring software makes use of the broad range of functionality supported by the reconfigurable device.

II. AES ENCRYPTION ALGORITHM

A. AES Principle

The AES algorithm is based on finite field \( GF(2^8) \). The Algorithm includes two mathematical operations, Multiplication and exclusive or, shown as formula (1):

\[
\begin{align*}
S_{_{i+1}} &= \left( S_i \times [0] \right) \oplus \left( S_i \times [1] \right) \\
S_{_{i+1}} &= \left( S_i \times [2] \right) \oplus \left( S_i \times [3] \right) \\
S_{_{i+1}} &= \left( S_i \times [4] \right) \oplus \left( S_i \times [5] \right) \\
S_{_{i+1}} &= \left( S_i \times [6] \right) \oplus \left( S_i \times [7] \right) \\
S_{_{i+1}} &= \left( S_i \times [8] \right) \oplus \left( S_i \times [9] \right)
\end{align*}
\]

(1)

AES algorithm has different keys with different length of 128 bits, 192 bits and 256 bits, shown as table 1. \( N_k \) (4, 6 or 8) stands for the key length (number of the words in the key). The round number is determined by the length of the key. The relationship is shown in the below table 1.

<table>
<thead>
<tr>
<th>AES</th>
<th>Key Length</th>
<th>Group Size</th>
<th>Round Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>AES-128</td>
<td>4</td>
<td>4</td>
<td>10</td>
</tr>
<tr>
<td>AES-192</td>
<td>6</td>
<td>4</td>
<td>12</td>
</tr>
<tr>
<td>AES-256</td>
<td>8</td>
<td>4</td>
<td>14</td>
</tr>
</tbody>
</table>

Some FPGA devices like Xilinx Virtex-5 and Virtex-6 have on-chip AES decryption Logic which can be used for data integrity and security. Figure 1 shows the architecture of the universal AES module in FPGA devices.

B. AES encryption process

AES is an iterative group code with the Key. The encryption process includes an initial key-addition called Add Round Key, then an initial round conversion for \( 1 \) \( r \) \( N \) – times, finally a final round conversion again. All the round conversions and initial key-addition make a state and a
Round Key as the input, and each cycle carries out four different operations to the Data flow, Sub Bytes, Shift Rows, Mix Columns and Add Round Key. In order to accomplish an encryption process, ten times of round must be iterative. Figure 2 shows the flow of AES encryption algorithm.

Figure 2 shows the flow of AES encryption algorithm.

\[ 5 \{x\} = f(g(x)) \]  
\[ g(x) \text{ signifies the transformation:} \]
\[ y \rightarrow y^{GF(2^8)} \]  

This process includes two steps: first, executing the inverse of multiplication on the finite field GF(28), then making the transforming. Figure 3 shows the transformation process of Sub Bytes.

**TABLE II: S-BOX**

<table>
<thead>
<tr>
<th>x</th>
<th>y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0010</td>
</tr>
<tr>
<td>1</td>
<td>1000</td>
</tr>
<tr>
<td>2</td>
<td>0011</td>
</tr>
<tr>
<td>3</td>
<td>1001</td>
</tr>
<tr>
<td>4</td>
<td>0100</td>
</tr>
<tr>
<td>5</td>
<td>1100</td>
</tr>
<tr>
<td>6</td>
<td>0101</td>
</tr>
<tr>
<td>7</td>
<td>1101</td>
</tr>
<tr>
<td>8</td>
<td>0010</td>
</tr>
<tr>
<td>9</td>
<td>1000</td>
</tr>
<tr>
<td>10</td>
<td>0011</td>
</tr>
<tr>
<td>11</td>
<td>1001</td>
</tr>
<tr>
<td>12</td>
<td>0100</td>
</tr>
<tr>
<td>13</td>
<td>1100</td>
</tr>
<tr>
<td>14</td>
<td>0101</td>
</tr>
<tr>
<td>15</td>
<td>1101</td>
</tr>
</tbody>
</table>

![Sub Bytes Transformation](image)

**SubBytes:** The Sub Bytes transformation is a non-linear byte substitution, operating on each of the state bytes independently. The Sub Bytes transformation is done using a once-pre calculated substitution table called S-box. That S-box table contains 256 numbers (from 0 to 255) and their corresponding resulting values. More details of the method of calculating the S-box table refers to [4]. In this design, we use a look-up table as shown in Table II. This is a more efficient method than directly implementing the multiplicative inverse operation followed by affine transformation. To make the four high-order bits in input byte as the value of the row, and the four low-order bits as the value of the column, then put out the corresponding value of row and column in the S-box matrix, expressed as:

**Shift Row Transformation:** Shift Rows is the operation of cyclic shift. The specific processes include the following steps: 1. Row 0 remains intact. 2. The first row moves 1 byte to the left. 3. The second row moves 2 bytes. 4. The third row moves 3 bytes [2]. Thus the ith row and the jth column move to (j - ai) mod Xn Mix Columns Transformation. In Mix Columns transformation, the columns of the state are considered as polynomials over GF (28) and multiplied by modulo x4 + 1 with a fixed polynomial c(x), given by: c(x)={03}x3 + {01}x2 + {01}x + {02}.

**Add Round Key:** The process of Add Round Key is that making a key I K with 128 bits to exclusive or the data in state one by one, the prime key always expands and produces a group of round keys in each of the encryption cycle, the size of the round keys as same as the foregoing matrix.

**C. AES decryption**

Decryption is a reverse of encryption which inverse round transformations to computes out the original plaintext of an encrypted cipher-text in reverse order. The round transformation of decryption uses the functions Add RoundKey, Inv Mix Columns, InvShiftRows, and InvSubBytes successively.
Data Encryption and Decryption using AES with Key Length of 256 Bits

AddRoundKey: AddRoundKey is its own inverse function because the XOR function is its own inverse. The round keys have to be selected in reverse order. The description of the other transformations will be given as follows.

InvShiftRows Transformation: InvShiftRows exactly functions the same as ShiftRows, only in the opposite direction. The first row is not shifted, while the second, third and fourth rows are shifted right by one, two and three bytes respectively.

InvSubBytes transformation: The InvSubBytes transformation is done using a once precalculated substitution table called InvS-box. That InvS-box table contains 256 numbers (from 0 to 255) and their corresponding values. InvS-box is presented in Table III.

InvMixColumns Transformation: In the InvMixColumns transformation, the polynomials of degree less than 4 over GF(28), which coefficients are the elements in the columns of the state, are multiplied modulo (x4 + 1) by a fixed polynomial d(x) = {0B}x3 + {0D}x2 + {09}x + {0E}, where {0B}, {0D}; {09}, {0E} denote hexadecimal values.

III. AES ALGORITHM IMPLEMENTATION IN FPGA

A. System Design Overall

It is incompatible to implement the AES algorithm on hardware between the throughput and hardware resource. Different architecture should be selected according to the fields it is applied to. To make AES algorithm suitable to high-speed rate data application, we need to optimize the architecture. Meanwhile by sharing resource and eliminating common sub expression we can reduce the hardware resource utilization. There are three basic architectures of AES to improve the throughput: Loop unrolled, pipelined, sub-pipelined that could be chosen [4]. The top design of AES encryption system is shown in Figure 4. The top design includes three modules: Round module, Key_scheduel module and control module. Round module, which contains four sub modules: Sub Bytes, Shift Rows, Mix Columns and Add Round Key, performs the prime transformation process of AES. Key_scheduel module includes an S-box macro module to realize the nonlinear transformation. Control module in charge of the signals for other modules and the data in Input/Output.

Fig4. Top Design of AES Encryption System

B. System Implementation

The design uses a synchronous clock in order to make the circuit works with a unified clock and uses pipeline architecture to improve the working speed. Figure 5 shows the system implementation structure. Round module includes Sub Bytes, Shift Rows, Mix Columns, Add Round Key and an S-box matrix. Sub Bytes is a substituted operation to execute the operation and the affine transformation on finite field. Shift Rows is a cycle shift with bytes for unit. The most important process in Mix Columns is the multiplication on finite field. Add Round Key is a process that makes a 128 bits key to exclusive or the data in state one by one. S-box is a matrix that be defined to make a nonlinear replacement for Sub Bytes. The structure of round operation is shown in Fig 5.

Fig5. Structure of round operation.

The pipeline scheme is utilized for implementations. In the pipeline scheme, the register arrays are assigned among the operational circuits of Sub Bytes, Shift Rows, Mix Columns and Add Round Key. Key_scheduel module includes Byte-substitution, Byte shifting, round constant, exclusive or operation and an S-box. A key is composed of four words in the design, key_word(0), key_word(1), key_word(2) and key_word(3). The initial input key is 128 bits. The ranges of each word are defined as follows:

key_word(0) <<= key_reg_out(127 downto 96);
key_word(1) <<= key_reg_out(95 downto 64);
key_word(2) <<= key_reg_out(63 downto 32);
key_word(3) <<= key_reg_out(31 downto 0);

C. Control module

The task of Control module is Co ordinating working signaling for other modules. Control module manages the crypto key memory and the output of the Round constant, and controls the storage of Key_scheduel and saves the encryption control signal, to ensure it can be output correctly. In the design, a register is defined to counter the number of the rounds. The sequence is from 1 to 10. Control module controls the 10 round constants in order and makes the transformation in a correct running order.
IV. IMPLEMENTATION AND RESULTS:
The implementation of the proposed system using VHDL Hardware Description Languages and the simulation Results are as follows:

![Fig6. simulation result of encryption.](image)

![Fig7. simulation result of decryption.](image)

V. CONCLUSION & FUTURE SCOPE
This paper presents the design and implementation based on Distributed Arithmetic, which is used to realize a 31-order FIR low-pass filter. Distributed Arithmetic structure is used to increase the resources usage while pipeline structure is used to increase the system speed. The test results indicate that the designed filter using Distributed Arithmetic can work stable with high speed and can save almost 50 percent hardware resources. Meanwhile, it is very easy to transplant the filter to other applications through modifying the order parameter or bit width and other parameters, and therefore have great practical applications in digit signal processing.

The research performed in this thesis also exposed several new research areas that could be explored. The first of these is the potential to make further improvements to the energy efficient full AES design. Though the use of a composite field GF((22)2)2 based multiplicative inversion in the S-Boxes was examined, it has been suggested that GF((24)2) based implementations could dissipate less power [44] [42]. A Pipelined version of this form of S-Box with Opportunistic Combinational Operand Gating applied could lead to efficient results. Also, it would be valuable to experiment with other AES structures, such as using lower data path widths or fully unrolling the loop architecture in order to evaluate the impact of these design decisions on energy efficiency. Experimenting with enabling data to be input over multiple clock cycles to reduce the number of input pins required would also be useful.

VI. REFERENCES

Author's Profile:
K.Gayathri received the B.Tech degree in Electronics and Communication Engineering in the year 2010 and pursuing M.Tech degree in VLSI System design from Intellectual institute of technology. Her area of interests includes Communication and VLSI Design.

W.Yasmeen received the B.Tech degree in Electronics and Communication Engineering and M.Tech degree in VLSI System design. Currently, her working as Assistant Professor in the Department of Electronics and Communication Engineering, Intellectual institute of technology, Ananthapuramu. Having one years of teaching experience. Area of interest includes Microprocessor & micro controller, Embedded systems and Optical networks.