

## Toward Preserving Privacy and Functionality in Geo-social Networks

CHUNDRU ASWANI<sup>1</sup>, J. LAKSHMI<sup>2</sup>

<sup>1</sup>PG Scholar, Dept of CSE, Krishnaveni Engineering College for Women, Narasaraopet, AP, India,  
E-mail: ch.aswini3@gmail.com.

<sup>2</sup>Assistant Professor, Dept of CSE, Krishnaveni Engineering College for Women, Narasaraopet, AP, India,  
E-mail: lakshmijammula@gmail.com.

**Abstract:** We have developed and experimentally evaluated at high-speed a complete set of arithmetic circuits (multiply, add, and accumulate) for high performance digital signal processing (DSP). These circuits take advantage of the unique features of the Rapid Single-Flux Quantum (RSFQ) logic/memory family, including fusion of logic and memory functions at the gate level, pulse representation of clock and data, and the ability to maintain inter cell propagation delays using Josephson transmission lines (JTLs). The circuits developed have been successfully used in the implementation of a serial radix 2 butterfly, a decimation digital filter, and of an arithmetic unit for digital beam forming. The 16×16-bit RSFQ multiplier uses a two-level parallel carry-save reduction tree that significantly reduces the multiplier latency. The 80-GHz carry-save reduction is implemented with asynchronous data-driven wave pipelined [4:2] compressors built with toggle flip-flop cells. The design has mostly regular layout with both local and global connections between modules.

**Keywords:** High Performance Computing, Josephson Junctions (JJS), Multiplying Circuits, Superconducting Integrated Circuits.

### I. INTRODUCTION

Superconductor rapid single-flux quantum (RSFQ) circuits offer well-known opportunities of building data processing units with frequencies over 20 GHz. However, high frequency alone is no guarantee of high performance on real applications. Other metrics, such as operand length, functionality, latency, throughput, power, and energy efficiency, are equally important in general-purpose processor design. In this, we discuss the micro architecture, design, and testing of the first 8×8-bit (by modulo 256) parallel carry-save RSFQ multiplier implemented using the ISTEK 10-kA/cm<sup>2</sup> 1.0-μm fabrication technology. The work has been done in collaboration between separately funded teams at Stony Brook University (USA), Yokohama National University, and Nagoya University (Japan). The Stony Brook team has developed the complete logical and physical chip design using the CONNECT cell library and SFQ CAD tools developed at Nagoya and Yokohama. Since the introduction of superconductor RSFQ logic, there were several attempts to design and fabricate different kinds of RSFQ multipliers. The immaturity of superconductor technology and design tools has limited the functional complexity and data path width of the fabricated multiplier designs to 1–4 bits. The first discussion of conceptual bit-serial and 4×4-bit generic carry-save RSFQ multipliers was in [1]. Traditional array-based parallel RSFQ multipliers are suitable for multiplication of small numbers. Their major drawback is that their latency grows linearly and their complexity grows quadratically with the increase in operand length.

There are several known and widely-used techniques of reducing multiplication time, such as Booth encoding and parallel partial product reduction [12]. The challenge for RSFQ designers is to develop techniques that could use the full potential of the superconductor logic. The first successful demonstration of a bit-serial RSFQ multiplier at the frequency of 6.3 GHz was reported in [2]. Several other bit-serial multiplier designs for DSP applications with their configurations from 1 to 4 bits were designed, fabricated, and successfully tested at low frequency [3]–[6]. A 4×4-bit parallel array-based RSFQ multiplier for a multiply-accumulate unit was designed and demonstrated its correct operation at low frequency [7]. A 4×4-bit parallel array multiplier with Booth encoding for FFT applications was implemented using a phase-mode SFQ logic and its low-frequency operation verified experimentally [8], [9]. A bit-serial 16-bit floating-point (FP) multiplier was designed with the CONNECT cell library [10] and demonstrated correct operation at low frequency [11]. This FP multiplier has a systolic-array bit-serial micro architecture without any rounding hardware. It needs 23 clock cycles (920 ps) to calculate a 16-bit FP result. The goal of our work presented in this paper was to design and demonstrate the first 20-GHz 8-bit parallel wave-pipelined low-latency RSFQ multiplier for high-performance processors. The tree based multiplication of two n-bit binary numbers  $A = a_{n-1}a_{n-2} \dots a_0$  and  $B = b_{n-1}b_{n-2} \dots b_0$ , as depicted in Fig 6 [15], consists of three steps.

During the first step, a partial product matrix is formed by multiplying each bit of the multiplier A with the multiplicand B. Given that both A and B are binary numbers, each of these multiplication steps consists of n logic AND operations (resulting in a total of n<sup>2</sup> parallel AND operations). The second step involves the reduction of the partial product matrix to two rows, and it is generally implemented with a tree of carry save adders or counters. The third and final step involves the carry-propagate addition of the two intermediate sums, forming the final product  $P = p_{2n-1}p_{2n-2}p_0$ .




Fig. 1. Three steps of the 16 × 16.




Fig. 2. 16 × 16-bit multiplier structural block diagram.

Fig1 shows three major steps of multiplication of two unsigned integer operands: partial product generation, partial product compression (reduction), and final summation. When designing our 16×16-bit parallel integer multiplier, we had four major targets: high operation frequency of 20 GHz, multiplication time below 500 ps, complexity around 6000 Josephson junctions (JJs), and mostly regular layout employing both local and global connections. To achieve these challenging goals, we used several advanced techniques, such as wave-pipelining [13]–[15], parallel partial product generation, and partial product compression

with two-level carry-save reduction tree built with [4:2] asynchronous wave-pipelined compressors operating at the internal “hardwired” rate of 80 GHz. Those techniques have been developed and verified by simulation during the recent work on 32 × 32 multipliers done at Stony Brook University (SBU) with a use of the SBU VHDLRSFQ cell library [16]. We will discuss them in detail in Section III of this paper.

**A. Micro Architecture and Design**

Fig2 shows the block diagram of our 8 × 8-bit multiplier. The multiplier consists of three major blocks: a partial product generator, a parallel carry-save partial reduction (compression) tree, and a ripple-carry adder for final summation of carry-sum operands.

**Partial Product Generator with 80-Ghz Output Streams:**

The multiplier partial product generator (PPG) consists of 36 partial product (PP) bit generators built with clocked AND gates operating on their multiplicand and multiplier bits. These circuits are organized into three PPG groups, one (top left) with 16 and two other with 10 PP generators each. PPs in each PPG group are calculated in parallel, significantly reducing the partial product generation time.




Fig.3. PP generation modules: (a) MG1; (b) MG2; (c) MG3; (d) MG4. Dark rectangles Represent JJ-based delay lines used to create 12.5 ps time intervals between output PP signals called Mi.

The PPG groups are implemented with four different types of modules MG1–MG4 with their indexes corresponding to the number of PPs generated by the modules (see Fig. 3). When generated, PPs within each MG are merged together with confluence buffers (implementing asynchronous OR operations) and sent 12.5 ps apart over a single passive transmission line (PTL) to their first-level [4:2] compressor. The minimum time gap of 11–12 ps between PP signal pulses is necessary to meet timing constraints and provide some DC bias margins of the confluence buffers and [4:2]

## Recursive Approach to the Design of a Parallel Self-Timed Adder

compressors. The required time separation between PPs is achieved with a use of carefully designed operand and control distribution networks utilizing JJ-based delay lines, parallel and serial signal splitting. Working in parallel, the 12 MG blocks synchronously generate and send PPs (36 total) to the [4:2] compressors at the “hardwired” rate of 80 GHz.

**80-GHZ Partial Product Reduction And Final Summation:** To reduce (compress) partial products in each column, we use a two-level binary carry-save reduction tree built with [4:2] compressors (see Fig. 4). First, up to 8 PPs in each column are reduced to 4 by two [4:2] compressors working in parallel, each producing 2 PPs. The 4 PPs from the two first-level compressors are merged together with asynchronous confluence buffers and sent  $\sim 12.5$  ps apart over a single PTL to a second-level [4:2] compressor for that column. Then, the second-level [4:2] compressor will reduce those 4 PPs to 2. The benefits of using this approach are as follows: 1) the  $O(\log_2 n)$  PP reduction time, where  $n$  is the operand length, and 2) a regular layout. The latter is very important for our 80-GHz asynchronous data-driven wave-pipelined implementation of the [4:2] compressors. The [4:2] carry-save compressors shown in Fig. 5 are implemented with (4, 3) and (3, 2) counters playing a role of carry-save adders. Each (4, 3) counter can count up to 4 PPs arriving at its input and produce two inter-column carries and one intermediate sum bit. These intermediate sum and the two carries coming out from the previous bit column are then added by a (3, 2) counter producing one carry (to the next bit column) and one sum bits. The inter-column carries from the previous bit column are processed by the (3, 2) counters, not affecting the inter-column carry signals from the (4, 3) counters to the next bit column.




Fig. 4. Two-level partial product reduction tree.




Fig. 5. [4:2] compressor: (a) conceptual diagram; (b) cell-level RSFQ implementation. Dark rectangles represent JJ-based delay lines.

Both counters have very efficient hardware implementation and small PP reduction time. They are implemented with T1 (toggle flip-flop) cells [17] that asynchronously generate up to two carry-out (one per every two input PPs received) and one clocked sum (the XOR sum of all PPs received before the clock signal arrival) output signals. The propagation of the carry signals and clocking of the T1 cells is properly tuned using JJ-based delay lines. Additional D flip-flops (DFFs) [18], one per [4:2] compressor, are used to buffer carries from the (3, 2) Counters. The PP reduction pipeline diagram is shown in Fig. 6. The operation of each [4:2] compressor is asynchronously wave pipelined and data-driven by PPs coming  $\sim 12.5$  ps apart at the internal rate of 80 GHz. It takes six 12.5-ps micro-steps (75 ps) to complete the 4-to-2 reduction operation. In each [4:2] compressor, the execution of the last two micro steps of one multiply operation is done in parallel with the execution of the first two micro-steps of the next multiply operation. As a result,  $8 \times 8$ -bit multiply operations can start and produce results every 50 ps at the rate of 20 GHz. The five least significant bits of the product are calculated during the PP reduction by the [4:2] compressors. The partial products in the three most significant bit columns are reduced to carry-sum pairs and then go through the final summation done by a wave-pipelined ripple-carry adder (see Fig. 7).




Fig. 6. [4:2] compressor pipeline diagram.

The 50 ps clock cycle time of the multiplier is determined by the time to complete four 12.5-ps micro-steps.




Fig. 7. Ripple-carry adder for final summation. Clock signal distribution lines for T1 and XOR gates are not shown.

